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Abstract—This paper discusses a new paradigm of real-time
simulation of power systems in which equipment can be interfaced
with a real-time digital simulator. In this scheme, one part of a
power system can be simulated by using a real-time simulator,
while the other part is implemented as a physical system. The
only interface of the physical system with the computer-based
simulator is through data-acquisition system. The physical system
is driven by a voltage-source converter (VSC) that mimics the
power system simulated in the real-time simulator. In this paper,
the VSC operates in a voltage-control mode to track the point of
common coupling voltage signal supplied by the digital simulator.
This type of splitting a network in two parts and running a
real-time simulation with a physical system in parallel is called a
power network in loop here. This opens up the possibility of the
study of interconnection of one or several distributed generators
to a complex power network. The proposed implementation is
verified through simulation studies using PSCAD/EMTDC and
through hardware implementation on a TMS320F2812 DSP.
Index Terms—Control bandwidth, power network in loop simu-
lation, real-time simulator, voltage-source converter (VSC).
I. INTRODUCTION
D IGITAL computer simulations have been used exten-sively in power systems studies for both design and
testing. However, this form of evaluation tool is often not
suitable for testing of protective devices like relays or testing
real life controllers. To alleviate this problem, real-time digital
simulators have been developed, which use high speed parallel
processors to simulate a complex power network within mi-
croseconds [1]–[3]. These simulators can be interfaced with a
physical controller online and this form of operation is often
termed as “hardware-in-the-loop” testing.
While testing protection devices, the real-life system compo-
nents interact with a digital simulation of a power network run-
ning in real time. The hardware is sent signals to represent the
currents or voltages in a network with small amplifiers to make
the signals compatible with the output expected from VTs and
CTs. The trip signal from the protecting device is then passed to
the simulator which can then open/close circuit breakers in the
simulated network. The advantage of the approach is that limi-
tations of the hardware implementation can be evaluated within
a realistic environment.
Manuscript received November 05, 2008; revised April 26, 2009. Current
version published March 24, 2010. Paper no. TPWRD-00795-2008.
The authors are with the School of Engineering Systems, Queensland Univer-
sity of Technology, Brisbane Qld 4001, Australia (e-mail: aghosh@iitk.ac.in)..
Digital Object Identifier 10.1109/TPWRD.2009.2034815
The aim of this paper is to broaden the “hardware in the loop”
concept to include testing of network components. For many
consumer devices, the mains supply can be treated as an ideal
voltage source, and hence, the component testing only requires
finding a near-ideal source for evaluating performance. This
paper aims to develop the theory for online interaction between
power network components and simulation using an inverter in-
terface. For the simulation of large systems, Kron’s method of
tearing the network into two or more segments offers possibil-
ities [4], [5]. The difficulty is that the theory is developed with
similar network solution processes in both sections without the
interface issues.
The interface of real-time controller with a simulated circuit
is reported in [6]. Controller output is sent to real time virtual test
bed (RTVTB) through an analog-to-digital card and simulation
output is sent to micro-controller. Here the communication is
at low voltage. No amplification is required. Communication is
carried out through a serial port.
The network tearing aspect has been studied in a two part
paper [7], [8]. In Part 1 [7], different methods of tearing are pre-
sented and compared against their performance. This paper dis-
cusses power hardware in loop (PHIL) concept through a two
way interactions. But however does not discuss the hardware
feasibility. The frequency response of different simulation/hard-
ware interface schemes has been presented in [8]. It however
does not present the stability analysis aspects of tearing.
We begin our discussion with an introduction to the hard-
ware-software simulation concept. This will be followed a dis-
cussion of closed-loop VSC control employed in the paper for
voltage control. The associated filtering issues will also be dis-
cussed. The proposed structure will be verified through exten-
sive PSCAD simulation and also through an experimental setup
prepared around a TMS320F2812 DSP processor.
II. THE HARDWARE-SOFTWARE CONCEPT
The conceptual diagram of the hardware-software simulation
system is shown in Fig. 1. In this diagram, the power network,
simulated in a real-time simulator, is termed as the supply side,
while the equipment to be tested is termed as the test side. In
general the test side is assumed to contain a separate gener-
ator, which often can be a disturbed generator (DG). The supply
side is represented by its Thevenin equivalent , . The test
side may contain a DG, feeder and any local load, which have a
Thevenin equivalent of , . In this figure, the voltage of
the test side is generated by a voltage-source converter (VSC).
In Fig. 1, the voltage measurement is tracked by the
VSC to produce of the test side. The current-controlled
current source is controlled by the output of the low-pass
0885-8977/$26.00 © 2010 IEEE
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Fig. 1. Conceptual hardware–software simulation diagram: Voltage control.
Fig. 2. Power amplifier structure.
Fig. 3. Simple network under study.
Fig. 4. Voltage controlled VSC amplifier connection with the test side.
filter (LPF). The function of the LPF is to suppress the high
frequency switching components generated by the VSC of the
test side current. Moreover, it also has an impact on the stability
of the system, as we shall discuss later. The voltage and current
are transferred from one part (supply side) of the network to
the other part (test side) of the network in the form of low
voltage signals with the help of voltage and current sensors. A
current sensor measures the current , which is then sampled
and converted by an analog-to-digital converter (ADC). This
signal can then be scaled to be of the same magnitude as that
in the simulated circuit. The LPF is realized in the form of an
averaging process in software itself. The voltage feedback from
supply side to test side is amplified by the VSC, which acts
as a power amplifier. The design of this amplifier is described
in Section III. It is to be noted that the connection between
the supply side and the test side is only through signal level
through digital-to-analog converter (DAC) and ADC. Power
level signals are not exchanged.
Depending on the network complexity and parallel pro-
cessing hardware availability, a real-time simulator can solve
the supply side dynamic equations in as little as 2 microseconds.
A VSC, however, cannot be operated at this speed. Therefore
a much lower switching frequency of the VSC can be chosen,
provided that it is sufficient to track the desired voltage.
In Fig. 1, the VSC mimics the supply side for the test side
and it is supposed to generate same voltage waveform as .
But when VSC tracks supply side voltage for test side, it gen-
erates high frequency switching components along with desired
voltage. These high frequency components reflect in current
flowing at test side. Since these high frequency switching com-
ponents are not part of network therefore elimination of these
components are necessary. If this current , containing high
frequency components, is fed to supply side directly, total dete-
rioration of the system performance will occur. Hence low pass
filter is used to eliminate undesired high frequency components.
The effect of the LPF on the system stability is discussed in the
Appendix.
The location of the tearing point will influence the stability of
the simulation. However, in general, the tearing point cannot be
freely chosen since it will depend on the total system being sim-
ulated as well as the hardware test components. In this paper, a
common case of tearing at the middle of feeder is demonstrated.
III. AMPLIFIER STRUCTURE
Fig. 2 shows the structure of VSC-based power amplifier.
It contains one H-Bridge voltage-source converter and an
filter with inductance of and capacitance of at the output
of converter. This filter prevents the high frequency switching
components from entering the test side. VSC is connected to
DC storage . Output voltage is controlled using a voltage
control scheme. Voltage signals of from supply side is con-
sidered as a reference for the voltage control scheme.
To discuss the VSC control strategy used in the paper, let us
consider a simple power system, as shown in Fig. 3. The network
tearing line is also shown in this figure. In this, the supply side
contains the voltage source , while source impedance is being
represented by . The test side voltage source has
a source impedance . It also contains a passive R-L load
and a feeder with an impedance of . The test
side equivalent circuit is shown in Fig. 4.
Ideally, should be equal to and should be equal to
. However with the network being torn, this will not be so.
The main idea of the VSC control is force them to be nearly
equal. The success of the scheme will depend on the closed-
loop control of the VSC, which enables it to track the reference
voltage accurately. Closed-loop voltage tracking in the presence
of a filter, however, is a nontrivial task. In this paper, a strategy
of close loop voltage control is discussed.
IV. HYBRID DISCONTINUOUS VOLTAGE CONTROL
In this control scheme, the converter switching decision is
made based on inductor current and capacitor voltage
of filter to control the output voltage of amplifier. All
the three states ( 1, 1 and 0) of inverter are used here. In 1
and 1 states, the output voltages of converter are and
respectively and the 0-state is the diode state where all
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Fig. 5. Two zones voltage control scheme.
Fig. 6. Four regions of one cycle of a sinusoidal wave.
four switches are turned off. In the diode state, with the help of
the free-wheeling diode, the inductor current is forced to zero.
This state introduces discontinuity in the converter output cur-
rent .
Based on zones, control action between inductor current con-
trol and capacitor voltage control is switched as shown in Fig. 5.
If error between reference voltage and capacitor voltage is high
then control action is assumed in Zone-1 where converter deci-
sion is made based on filter inductor current and it is controlled
inside a band. Once error reduces due to the control action of
Zone-1, control action is switched to Zone-2, where converter
switching decision is made based on filter capacitor voltage.
To track a sinusoidal capacitor voltage reference, one cycle is
divided in four regions as shown in Fig. 6, where each region is
divided into two zones explained above. For each zone, the hys-
teresis band is defined separately. In Zone-1, the hysteresis band
is defined for the inductor current and in Zone-2, the band is de-
fined for the capacitor voltage. In Regions 1 and 3, the capacitor
is charged for positive and negative voltage respectively. Thus
the switching control logic is very much similar in Regions 1
and 3. Only reference changes from positive to negative.
If the reference of the capacitor voltage is in Region 1, then
switching in Zone-1 will be defined as
(1)
where is the upper current hysteresis band. This implies that if
the current is greater than or equal to , turn all the switches
off. However, if this current is less than zero, which is lower
current band limit, apply positive voltage at the VSC output,
i.e.,
(2)
Let the upper and lower voltage hysteresis bands (for Zone-2)
be denoted by and , respectively. Then, for Zone-2, we
have the following switching logic:
(3)
(4)
(5)
The switching for Region 3 will be the same as above except
that state will be chosen instead of state.
The switching for Region 2 two is defined as follows. The
switching in Zone-1 is
(6)
(7)
Similarly for Zone-2, we have
(8)
(9)
(10)
Switching for Region 4 can be obtain in the same way as in Re-
gion 2, the only difference being the capacitor discharges from
negative to zero instead of positive to zero.
Example 1: To demonstrate the voltage tracking ability of
the VSC, let us consider the system of Fig. 3. Here it is assumed
that network is torn in two parts (supply and test) from network
tearing line as shown in Fig. 3. The torn network is interfaced
with the help of VSC amplifier as shown in Fig. 4. Efficiency of
amplifier can be judged with the help of error between voltage
at tearing point in actual network (Fig. 3) and voltage
at test side in the torn network. Ideally these two voltages should
be identical. The system parameters chosen for the study are
The system is simulated using PSCAD with a simulation step
size of 10 . Voltage tracking results of hybrid discontinues
voltage control is shown in Fig. 7(a) which shows reference
voltage of the total (real) network (Fig. 3) and output voltage
of amplifier . Since the difference between two voltages is
not visible from this figure, the error between them is plotted in
Fig. 7(b). The average error is less than 0.55%.
Fig. 8(a) shows the reference current of the total (real) net-
work (Fig. 3) and the current flowing in torn network . The
error between these two currents is plotted in Fig. 8(b). The
steady state average and maximum errors in current are about
0.58% and 1.56%.
Inverter-based amplifiers have finite bandwidth and gain.
Higher switching frequency can result high bandwidth and
gain. However, the switching frequency is limited by the power
rating of amplifier/switches. The proposed amplifier (control)
is well capable to accommodate 13th harmonic in its band-
width. Since most of the power system testing do not consider
more than a few low order harmonics, this amplifier would be
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Fig. 7. (a) Voltages   and   and (b) voltage tracking error.
Fig. 8. (a) Currents  and  and (b) the error between these two currents.
adequate for those studies. Low pass filters can help to prevent
high frequency oscillations caused by imperfect amplifiers or
simulator step size. However the prevention of oscillation can
impact on the bandwidth of the replication of the true connected
circuit. In the examples shown in the paper, the low pass filter
has cut-off frequency around 3.2 kHz, where the amplifier has
a basic bandwidth 650 Hz. Thus the LPF does not a significant
impact on the bandwidth of the total simulation compared with
the bandwidth limitation of the amplifier.
V. EXPERIMENTAL RESULTS
A hardware setup is built to test and verify the practical fea-
sibility of the power network-in-loop concept. One H-Bridge
single phase inverter is used for amplifier. Texas instrument DSP
board TMS320F2812 is used to control the VSC and is also used
Fig. 9. Test circuit of Example 2.
Fig. 10. Schematic diagram of the hardware setup for Example 2.
to simulate the test side network. LEM current sensor is used to
measure the filter inductor current. For the capacitor voltage of
the LC filter of the amplifier, voltage is scaled down and mea-
sured with the help of an operational amplifier. The PCC voltage
was used as reference voltage for amplifier. Test side cur-
rent is sensed using LEM current sensor and an analog-to-digital
converter which is inbuilt in this DSP.
Example 2: Here, a simple circuit, as shown in Fig. 9, is
tested. The tearing line is as shown in this figure. Since supply
side circuit is simulated and the amplifier control is computed
in the same DSP chip, the reference voltage for amplifier
is directly passed and no DAC is required here. The supply side
is simulated using discrete time state equation with a time step
of 40 . The schematic diagram of the hardware setup for this
example is shown in Fig. 10.
The state equations for supply side circuit are represented as
follows:
(11)
The discrete-time equivalent of the circuit for a sampling time
is given by
(12)
where and .
The system parameters are: , ,
and . The supply voltage is chosen with a
peak of 20 V and a frequency of 50 Hz. The load current is
taken to the supply side using current sensor and an analog-to-
digital card. It is then filtered using an averaging process.
The entire (complete) network without tearing is simulated
in PSCAD. This is then compared with the experimental results
obtained with torn network, as per the experimental set up dis-
cussed. Fig. 11 shows the PCC voltage , while Fig. 12 de-
picts the test side current . It is clear that the experimental re-
sults with network tearing are similar to simulation results with
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Fig. 11. Experimental and simulation result for PCC voltage    .
Fig. 12. Experimental and simulation result for  .
Fig. 13. Simulation result for  .
the complete network. These results prove that the testing of
power system network is practically feasible using power net-
work-in-loop concept.
In the next step of this test, a 30 capacitor is connected in
series with and and value of was reduced to 10 .
The capacitor is switched to examine the transient behavior of
torn network. With the circuit being in steady state, the capacitor
is bypassed (short circuited) in the simulation studies. Fig. 13
shows the current . Note that the reactance of the capacitor is
much larger than that of the inductor. Hence the load impedance
reduces as the capacitor is bypassed. This results in an increase
in the current as is evident from Fig. 13. The experimental wave-
form is shown in Fig. 14. The transient behaviors are not iden-
tical since the dynamics of the switch and the instant of bypass
switch closing could not be matched.
Example 3: In this example, the feasibility of power network
tearing is extended by testing the interaction of two genera-
tors. Fig. 15 shows the network under test in which the network
tearing line is also indicated. The supply side network is simu-
lated in the DSP using state equations of (11) and (12) since the
supply side remains unchanged from Example 2.
The grid voltage is scaled down using an auto-transformer
and used as the voltage source . Synchronization between
Fig. 14. Experimental result for  during capacitor switching.
Fig. 15. Circuit under test for two generators interaction.
TABLE I
SYSTEM PARAMETERS FOR EXAMPLE-3
and must be established to avoid a frequency mismatch. Gen-
erally, a phase lock loop (PLL) is used to establish synchroniza-
tion between two sources. To avoid complexity, the grid voltage
is scaled down and passed to the DSP through an ADC. We can
then set the frequency of the voltage source to that of the
mains. The voltage magnitude and phase difference can be
created using software program in the DSP by storing one cycle
data at a 40 sampling rate. The study system parameters are
shown in Table I.
For this test, again the PSCAD simulation of the complete
network is compared with the experimental results. First the net-
work is tested with zero phase difference between and .
Fig. 16 shows the current at network tearing point . Fig. 17
shows the comparison between the line currents . It is clear
from these figures that the currents in the torn network are sim-
ilar to those in the simulated entire network. Fig. 18 shows the
phase difference between and , obtained experimentally.
The PCC voltage is shown in Fig. 19.
In the next stage of this test, a phase difference of 20 was
created between and in which the phase of is advanced
by 20 vis-à-vis that of in the software program.
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Fig. 16. Current at network tearing point    .
Fig. 17. Line current passing through     .
Fig. 18. Phase difference between   and  .
Fig. 19. Tearing point (PCC) voltage  .
Fig. 20 shows the voltage and . Fig. 21 shows the current
at network tearing point . Since the case magnitude of is
very small, the noise to signal ratio of the current sensor is high.
Therefore the current is significantly distorted. However, the
performance of the system does not get affect due to the small
magnitude of the current. This is evident from the PCC voltage
shown in Fig. 22.
Example 4: To study the two way interaction of power net-
work in loop, the network shown in Fig. 23 is considered, where
the voltage source is the utility bus. The voltage source is
Fig. 20.  and  with 20 phase difference.
Fig. 21. Current at network tearing point    .
Fig. 22. Tearing point (PCC) voltage  .
Fig. 23. Circuit under test for Example 4.
simulated in the DSP and its angle is varied according to the
swing equation.
The swing equation is solved in discrete time domain at sam-
pling rate of 40 . It can be represented as follows:
(13)
The discrete-time equivalent of the swing equation at the sam-
pling frequency of is given by
(14)
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Fig. 24. Initial transients in   : (a) simulated waveform and (b) experimental
waveform.
The parameters chosen for the study are
To calculate the instantaneous electrical power , is
sensed using the analog-to-digital card and multiplied with .
The angle is calculated using (14) by the DSP. To overcome
the problem of frequency mismatch between and , mains
grid voltage is sensed using an analog-to-digital card and scaled
to form the magnitude of , while a phase lead is provided ac-
cording the calculated value of as per (14).
Initially is set to 2 watts. Fig. 24(a) and (b) shows the
simulation and experimental results, respectively, of the initial
transient in . It is clear from these that the initial transients are
similar.
The value of is now suddenly changed from 2 to 5 watts.
It is well-known that as increases; both the values of and
will increase. Fig. 25(a) shows the simulation result of change in
, while Fig. 25(b) shows the waveform obtained experimen-
tally. It can be seen that the magnitudes and trends are similar
for both these waveforms.
Hence, this experiment proves that the transient study of
power system network can be performed using the proposed
power network in loop concept. For study of big power network,
high speed real time digital simulators are required so that the
supply side network can be simulated in lesser time.
VI. POWER NETWORK IN LOOP OF A COMPLEX SYSTEM
So far we have demonstrated the proposed concept of power
network in loop for simple systems and have verified it through
simulations and experiments. In this section, we shall show that
this concept of tearing is valid even in the case of more com-
plex networks. The dynamic interaction will be verified through
simulation studies only. The system is considered to be single
phase.
Fig. 25. Transients in   during power change. (a) Simulated waveform. (b)
Experimental waveform.
Fig. 26. Complex study system.
Example 5: Let us consider the system as shown in Fig. 26.
In this figure, different feeder sections are denoted by the sub-
script “ ,” while the loads are denoted the subscript “ ,” The
system parameters for the network are listed in Table II. It is as-
sumed that the circuit on the left of the network tearing line (the
supply side) is simulated in a digital simulator, while the circuit
on the right (test side) consists of physical systems with the in-
terface driven by an amplifier. Both these systems are simulated
in PSCAD. The amplifier is controlled with discontinuous hy-
brid voltage control. The network tearing line is also indicated
in this figure. This network has 2 buses and 5 feeders. Voltage
sources and are connected to Bus-1 and Bus-2 through
feeders one and five, respectively. There is a rectifier load con-
nected to Bus-1 through feeder 3 that injects the harmonics to
the system.
The PCC voltage of the complete network without tearing
and the torn network with the VSC amplifier are shown in
Fig. 27(a), while the error between these two voltages is shown
in Fig. 27(b). The average voltage error is 2%. The currents
flowing in the test side for the two networks (without tearing
and torn) are shown in Fig. 27(c), while the error between these
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TABLE II
PARAMETERS OF THE SYSTEM OF Fig. 24
Fig. 27. Voltage, current, and their errors in Example 5.
two quantities is shown Fig. 27(d). The average current error is
3%.
Example 6: In this example, we investigate the behavior due
to voltage sag and swell in the source voltage of the supply side
of the system of Fig. 26 and Table II. A sag in the source voltage
is created at 0.5 s, where the source voltage is decreased to 7 kV
Fig. 28. Voltage, current, and their errors in Example 6.
(L-N Peak). This is followed by a swell in this voltage at 0.6 s,
where the voltage becomes 11 kV (L-N peak). The voltage re-
turns to its nominal value (9 kV) at 0.7 s.
Fig. 28(a) shows the PCC voltage of the complete and the torn
networks, while the voltage error is shown in Fig. 28(b). The
average voltage error is less than 2%. However at the points of
the occurrence of voltage transients, the error shoots up to about
3.5%. Fig. 28(c), (d) shows the current in the actual and torn
networks and error between these two currents. It is clear from
Fig. 28(d) that the current error is less than 5%.
Example 7: In this example effect of line to ground faults at
buses 1 and 2 is examined. At , the fault is created at
Bus 1 and it is removed at . Again at , a fault
is created at Bus 2, which is removed at . Due to either
of these faults, the PCC voltage decreases and test side current
increases. Fig. 29(a) shows the PCC voltage in the actual and
torn networks. It is clear from figure that the amplifier is able to
track the voltage closely even when it reduces due to the faults.
Fig. 29(b) shows error in the PCC voltages. It is clear from this
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Fig. 29. Voltage tracking of a complex system at the time of faults.
figure that except for the spikes at the instants of voltage change,
the error is less than 3.5%. Fig. 29(c) shows the current in the ac-
tual and torn networks, while their error is plotted in Fig. 29(d).
The average current tracking error is less than 2.5%.
VII. CONCLUSION
In this paper, a new concept has been proposed. This power
network in loop provides a new method for testing of power
system components. This paper shows how this can be applied
to general power networks through simulation and experimental
studies. The research shows that a subsystem of a power network
can be interfaced with a real-time simulation using the switching
amplifier. The amplifier is capable of amplifying the voltage
signal received from the real-time simulation. This can represent
the effect of the simulated network, which can be complex. This
amplified voltage can then be interfaced with a small physical
subsystem. Using this concept, the effect of different faults and
Fig. 30. Network considered for stability studies.
Fig. 31. Test side current containing high frequency ripple components.
Fig. 32. Distorted PCC voltage.
other conditions in the simulated network can be evaluated on
the subsystem under test.
Finally note that given the ready availability of traction con-
verters up to 10 MVA with switch frequency being similar to that
considered in this paper, hardware testing at this power level will
be feasible. Therefore the method presented in this paper can be
used for finite bandwidth testing of medium power sub-systems.
APPENDIX
This appendix discusses the numerical stability issue and pro-
vides a guideline for the remedial action. Consider the network
shown in Fig. 30, for which the following parameters are chosen
, , , ,
and . The network tearing
line is also shown in the figure.
Let us assume that the current is directly supplied from
the test side to the supply side without passing it through the
LPF. For the parameters chosen, the complete network without
tearing is stable. However, the power network in the loop simu-
lation becomes unstable as shown in Fig. 31. It can be seen from
Fig. 7(b) that the voltage error contains the high frequency com-
ponents, which is then passed to the current . A direct feedback
of this current to the supply side will result in the distortion of
the PCC voltage as shown in Fig. 32. The distorted PCC voltage
further distorts the current, which then distorts the PCC voltage
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Fig. 33. System structure with LPF.
Fig. 34. Stable PCC voltage with LPF.
further. Thus the distortions shown in Figs. 31 and 32 are due
to these cumulative effects.
To alleviate the problem, the current is first passed through
a low pass filter (LPF) before passing it to the supply side as
shown in Fig. 33. The LPF prevents the injection of the high
frequency components of to the supply side and hence PCC
voltage does not get distorted. This results in the stable tracking
as shown in Fig. 34. A more formal proof of the effect of the
LPF is beyond the scope of this paper.
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